Sequential Test Generation Based on Circuit Pseudo-Transformation
نویسندگان
چکیده
The test generation problem for a sequential circuit capable of generating tests with combinational test generation complexity can be reduced to that for the combinational circuit formed by replacing each FF in the sequential circuit by a wire. In this paper, we consider an application of this approach to general sequential circuits. We propose a test generation method using circuit pseudo-transformation technique: given a sequential circuit, we extract a subcircuit with balanced structure which is capable of generating tests with combinational test generation complexity, replace each FF in the subcircuit by wire, generate test sequences for the transformed sequential circuit, and nally obtain test sequences for the original sequential circuit. We also estimate the e ectiveness of the proposed method by experiment with ISCAS'89 benchmark circuits.
منابع مشابه
Performance of Generic and Recursive Pseudo Exhaustive Two-Pattern Generator
The main objective of this research is to design a Built-in self-test (BIST) technique based on pseudo-exhaustive testing. Two pattern test generator is used to provide high fault coverage. To provides fault coverage of detectable combinational faults with minimum number of test patterns than the conventional exhaustive test pattern generation, increases the speed of BIST and may posses minimum...
متن کاملFunctional Test Generation for Synchronous Sequential Circuits - Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
We present a novel, highly efficient functional test generation methodology for synchronous sequential circuits. We generate test vectors for the growth (G) and disappearance (D) faults using a cube description of the finite state machine (FSM). Theoretical results establish that these tests guarantee a complete coverage of stuck faults in combinational and sequential circuits, synthesized thro...
متن کاملTree-structured LFSR synthesis scheme for pseudo-exhaustive testing of VLSI circuits - Computers and Digital Techniques, IEE Proceedings-
A new test architecture, called TLS (tree-LFSWSR), generates pseudo-exhaustive test patterns for both combinational and sequential VLSI circuit is presented. Instead of using a single scan chain, the proposed test architecture routes a scan tree driven by the LFSR to generate all possible input pattems for each output cone. The new test architecture is able to take advantages of both signal sha...
متن کاملIslanding Detection and Frequency Circuit Measurement by Power Distribution Relation Depending on the Angle
This paper presents a new islanding detection method based on the difference of the power transfer angle between the distributed generation and local load. After islanding, current id and iq will be changed by adding the variation to d_q transformation block of current. This makes voltage and frequency disturbance and therefore islanding is recognized. Active islanding detection method usually ...
متن کاملA Common Approach to Test Generation and Hardware Verification Based on Temporal Logic
Hardware verification and sequential test generation are aspects of the same problem, namely to prove the equal behavior determined by two circuit descriptions. During test generation, this attempt succeeds for the faulty and fault free circuit if redundancy exists, and during verification it succeeds, if the implementation is correct with regard to its specification. This observation can be us...
متن کامل